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Abstract—The interleaving of the carrier signals of the parallel
Voltage Source Converters (VSCs) can reduce the harmonic
content in the resultant switched output voltages. As a result,
the size of the line filter inductor can be reduced. However, in
addition to the line filter, an inductive filter is often required
to suppress the circulating current. The size of the system
can be reduced by integrating these two inductors in a single
magnetic component. A integrated inductor, which combines the
functionality of both the line filter inductor and the circulating
current filter inductor is presented. The PulseWidth Modulation
(PWM) schemes to reduce the flux in some parts of the integrated
inductor are also analyzed. The flux reduction achieved by using
these schemes is demonstrated by comparing these schemes with
the conventional space vector modulation and the 60◦ clamped
discontinuous PWM scheme. The impact of these PWM schemes
on the harmonic performance is also discussed. Simulation and
experimental results are presented to validate the analysis.
Index Terms—Voltage Source Converters (VSC), parallel,
interleaving, filter design, pulse-width modulation, integrated
inductor
I. INTRODUCTION
Voltage Source Converters (VSCs) are often connected
in parallel in many high power applications. The harmonic
quality of the resultant voltage waveforms in such systems can
be improved by interleaving the carrier signals of the parallel
connected VSCs [1]–[3]. This leads to size reduction of the
line filter inductor through the improvement in the output volt-
age quality. However, when VSCs are connected in parallel,
the circulating current flows through the closed path due to
the control asymmetry and the impedance mismatch. When
the carriers are interleaved, the pole voltages (switched output
voltage of the VSC leg, measured with respect to the dc-linl
mid-point O ) of the interleaved parallel legs are phase shifted.
This instantaneous potential difference further increases the
circulating current, which would result in increased losses
and unnecessary over-sizing of the components present in
the circulating current path. Therefore, the circulating current
should be suppressed to realize the full potential of the
interleaved carriers in parallel connected VSCs.
The formation of the circulating current path can be avoided
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Fig. 1. Two parallel interleaved VSCs with a common dc-link. The filter
arrangement for circulating current suppression using the CI and the CM
inductor is depicted, where X = {A,B,C} and n = {1, 2}.
by using the line frequency isolation transformer [4]. However,
it increases the overall size of the system and should be
avoided. The use of the Common-Mode (CM) inductor in
series with the line filter inductor for each of the VSCs is
proposed in [2], as shown in Fig. 1. Another approach proposes
the use of the Coupled Inductor (CI) to suppress the circulating
current by providing magnetic coupling between the parallel
interleaved legs of the corresponding phases [1], [5] is also
shown in Fig. 1. A Pulse Width Modulation (PWM) scheme
to reduce the peak value of the flux density in the CI is
presented in [6], where the common mode signal, which is
added to the reference voltage waveforms, has been optimized.
Ewanchuk et al. [7] proposed the integration of three different
CIs into one three-limb core. However, in order to suppress the
circulating current using the three-limb core, the CM voltage
difference between the two parallel VSCs should be made
zero. This was achieved by employing a modified Discon-
tinuous PulseWidth Modulation (DPWM) scheme, which has
more number of commutations than the conventional (both
the continuous and the discontinuous) modulation schemes.
Therefore, this scheme may not be feasible for medium/high
power applications.
In all of the above discussed approaches, two distinct
magnetic components are involved:
1) Line filter inductor (commonly referred as a boost induc-
tor) for improving the line current quality.
2) Additional inductive components (CI / CM inductor) for
suppressing the circulating current.
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Fig. 2. Magnetic structure of the proposed integrated three-phase inductor.
(a) Physical arrangement, (b) Simplified reluctance model of the proposed
integrated three-phase inductor.
The improvement in the power density can be achieved by
integrating both of these inductors in a single magnetic struc-
ture.
This paper presents an integrated three-phase inductor for
the parallel interleaved VSCs, which integrates three CIs and a
three phase line filter inductor in a single magnetic structure.
The analysis of the integrated three-phase inductor is given
in Section II. Optimized PWM schemes to reduce the flux in
some parts of the proposed inductor are discussed in Section
III and their impact on the line current quality is evaluated
in Section IV. A design example of an integrated inductor
is presented in Section V. Finally, Section VI summarizes
simulations and experimental results.
II. INTEGRATED INDUCTOR
The magnetic structure of the proposed integrated inductor,
which combines the functionality of three separate CIs and
the three-phase line filter inductor, is shown in Fig. 2(a). The
core is composed of three inner legs (referred as a phase leg),
two outer common legs and two bridge legs which facilitate
the magnetic coupling between the phases. The coils of a
particular phase of both of the parallel VSCs are wound
on the same phase leg with opposite winding directions. A
high permeability material is used for the phase legs and
the common legs, whereas the bridge legs are realized using
laminated iron core. Necessary air gaps have been inserted in
between the bridge leg and the phase legs.
A. Simplified Reluctance Model
A simplified reluctance model of the integrated inductor is
shown in Fig. 2(b). The reluctance of half of the phase leg is
taken to be <L and the reluctance of each of the air gap is
termed as 2<g . The equivalent reluctance of each bridge leg is
the addition of the reluctance of the air gap (<g = 2<g ‖ 2<g)
and the reluctance of the laminated iron core of that bridge.
However, the reluctance of the laminated steel core is very
small compared to the equivalent reluctance of the air gap <g .
Therefore, the reluctance of each bridge leg is approximated as
<g , as shown in Fig. 2(b). In addition, the magnetic asymmetry
introduced by the yokes of the high permeability magnetic
material is also neglected.
The coils are represented by the equivalent Magneto-Motive
Forces (MMFs) in the simplified reluctance model. The MMF
of each coil is proportional to the current flowing through that
coil. Therefore, the involved current quantities are first defined
and then the reluctance network is solved in order to obtain
the flux linkage associated with each of the coils.
In parallel interleaved VSCs, the current flowing through
the coil has a circulating current component (Ix,c) and a line
current component Ix,l. Assuming ideal VSCs and neglecting
the effect of the hardware/control asymmetries, the line current
component of each of the VSCs are considered to be equal and
it is given as
Ix,l =
Ix
2
(1)
where x = {A,B,C} and Ix is the resultant line current.
Therefore, the coil currents can be expressed as
Ix1 =
Ix
2
+ Ix,c and Ix2 =
Ix
2
− Ix,c (2)
where Ix,c is the circulating current. Using (2), the circulating
current is obtained as
Ix,c =
Ix1 − Ix2
2
(3)
The CM current is defined as
ICM,n =
IAn + IBn + ICn
3
(4)
where n={1,2}. Using (3) and (4), the CM circulating current
ICM,c is given by
ICM,c =
ICM,1 − ICM,2
2
=
IA,c + IB,c + IC,c
3
(5)
By solving the simplified reluctance network, the flux in the
phase legs are
φx1 ≈ 1
2(<L + 2<g)NIx +
1
<NIx,c −
3
4<NICM,c
φx2 ≈ 1
2(<L + 2<g)NIx −
1
<NIx,c +
3
4<NICM,c
(6)
The CM flux component is given as
φCM ≈ 3
4<LNICM,c (7)
and the flux in the common leg is half of the CM flux φCM/2.
The flux in the air gaps is given as
φx ≈ − 1<L + 2<gNIx (8)
B. Line Filter Inductance Lf
Using (6), the voltage across the coil x1 can be obtained as∫
Vx1x dt =
N2
2(<L + 2<g)Ix +
N2
< Ix,c −
3N2
4< ICM,c (9)
Similarly, the voltage across across the coil x2 is given as∫
Vx2x dt =
N2
2(<L + 2<g)Ix −
N2
< Ix,c +
3N2
4< ICM,c (10)
Averaging the voltages across the coils of the respective phases
Vavg = Lf
d
dt
I + Vg (11)
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS
Phase C
VCg
Phase B
VBg
Phase A
VSC1 VSC2
Integrated inductor
Vdc
2
Vdc
2
IA1
IA2
A1
A2
VAg
Lc
IA
Lf
A′ Ao
Fig. 3. Parallel interleaved VSCs with the proposed integrated inductor.
where
Vavg =
[
VA1O+VA2O
2
VB1O+VB2O
2
VC1O+VC2O
2
]T
(12)
Vg =
[
VAg VBg VCg
]T
, I =
[
IA IB IC
]T
(13)
Lf =
N2
6(<L + 2<g)
 2 −1 −1−1 2 −1
−1 −1 2
 (14)
Differential equation (11) describes the dynamics of the resul-
tant line current. For a three-phase balance system
IA + IB + IC = 0 (15)
Using (11) and (15), the average value of the flux linkage of
the respective phase is given as∫ (Vx1O + Vx2O
2
)
dt =
N2
2(<L + 2<g)Ix + Vxg (16)
and the inductance offered to the line current is given as
Lf ≈ N
2
2(<L + 2<g) ≈
N2
4<g (17)
Let, the length of each of the air gap be lg and the effective
cross-sectional area of the gap is Ag . Then (17) can be
rewritten as
Lf ≈ µ0N
2Ag
2lg
(18)
C. Circulating Current Filter Inductance Lc
The circulating current is proportional to the time integral
of the difference of the pole voltages of the parallel legs. For
the proposed integrated inductor, the differential equations that
describe the behavior of the circulating current is obtained
from (9) and (10) and it is given as
∆V = Lc
d
dt
Ic (19)
where∆V =
[
∆VA ∆VB ∆VC
]T
(20)
Ic =
[
IA,c IB,c IC,c
]T
(21)
Lc =
N2
2<L
 3 −1 −1−1 3 −1
−1 −1 3
 (22)
where ∆Vx = Vx1O − Vx2O and x = {A,B,C}. As given
in (19), the value of the Lc is independent of the air gap
geometry and depends only on the values of the reluctance of
the phase legs and the common legs. The circulating current
can effectively be suppressed by reducing the reluctance of
the phase legs and the common legs.
Using (11) and (19), electrical equivalent circuit of the par-
allel interleaved VSCs with the proposed integrated inductor
is derived, as shown in Fig. 3.
D. Flux Linkage in the Common Legs
The common legs in the proposed integrated inductor are
required to provide the return path for the common flux
components of the circulating flux of all three phases. The
size of the proposed integrated inductor can be further reduced
by reducing the peak value of the flux in the common legs.
The flux in the common leg depends on the reluctance of the
common leg, the number of turns, and the CM circulating
current ICM,c, as shown in (7). The CM circulating current
ICM,c is proportional to the time integral of the CM voltage
difference of the parallel VSCs.
In order to present a general analysis (independent of the
number of turns N ), the CM flux linkage is analyzed. Using
(6) and (7), the CM flux linkage is derived, and it is given as
λCM (t) =
3
2
∫
∆VCM dt (23)
where ∆VCM is the CM voltage difference of both the VSCs
(VCM,1 − VCM,2). Therefore, the flux density in the common
leg can be reduced by decreasing the
∫
∆VCMdt.
III. PWM SCHEMES
The size reduction of the proposed integrated inductor can
be achieved by reducing the peak value of the λCM . PWM
schemes to reduce the peak value of the λCM are discussed
in this Section. The improvement achieved by using these
schemes is demonstrated by comparing the peak value of the
λCM of these schemes with that of the center aligned Space
Vector Modulation (SVM) and the 60◦ clamped discontinuous
modulation (DPWM1) [8]. The analysis is carried for the
interleaving angle of 180◦, as it results in optimal harmonic
performance at high modulation indices.
A. Conventional PWM Schemes
In a conventional SVM, VSC cycles through four switch
states in each switching cycle. Based on the position of the
reference space vector (
−→
V ref ), two adjacent active voltage
vectors and both of the zero voltage vectors (
−→
V 0,
−→
V 7) are
applied to synthesize
−→
V ref . Out of the two zero voltage
vectors, one is redundant and can be omitted. As a result,
several DPWM schemes have emerged. In both the SVM and
the DPWM, at least one zero voltage vector is used in each
switching cycle. The use of the zero vector would lead to the
maximum value of the CM voltage of ±Vdc/2. For the parallel
interleaved VSCs with an interleaving angle of 180◦, the use
of the SVM would result in maximum value of the ∆VCM to
be ±Vdc, whereas for DPWM schemes, this value is ±2Vdc/3
[9]. From (23), it is evident that the flux in the common leg can
be reduced by reducing the time integral of the ∆VCM . This
can be achieved by avoiding the use of zero voltage vectors.
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Fig. 4. NSPWM. (a) Switching sequences involved in the near state PWM.
Numbers represents the switching sequence, (b) Formation of a reference
space vector Vref by the geometrical summation of the three nearest voltage
vectors in the region 1.
B. Reduced CM Voltage PWM Schemes
Several PWM schemes, which do not use zero vectors to
synthesize the
−→
V ref , are reported in the literature [10]. Out of
these reported schemes, the most suitable schemes for parallel
interleaved VSCs with the proposed integrated inductor are
identified and their effect on the λCM is discussed.
An Active Zero State PWM (AZSPWM) scheme uses two
adjacent active voltage vectors and two near opposing active
vectors [11]–[14]. The active voltage vectors that are 120◦
apart are used in a Remote State PWM (RSPWM) scheme
[15]. However, the number of commutations in a switching
cycle is increased compared to that of the SVM and may not be
feasible in high power applications due to the high switching
losses. A Near State PWM (NSPWM) employs three nearest
active voltage vectors to synthesize the
−→
V ref [16], [17]. Out
of these PWM schemes, the AZSPWM and the NSPWM are
adopted to modulate the parallel interleaved VSCs because of
their superior harmonic performance, as discussed in Section
IV.
1) Near State PWM: The NSPWM scheme employs three
nearest active voltage vectors to synthesize the reference
voltage vector
−→
V ref . Fig. 4(a), shows the switching se-
quences used in the different sectors of the space vector
diagram, where the number represents the sequence in which
the corresponding voltage vectors are applied. Depending on
the switching sequences involved, the space vector diagram
is divided into six regions. The switching sequence 612 is
used in both sub-sector 1 (0◦ ≤ ψ < 30◦) and sub-sector
12 (330◦ ≤ ψ < 360◦) and these two sub-sector together
constitute region 1.
The geometrical formation of the
−→
V ref in region 1 is
depicted in Fig. 4(b). The active voltage vectors
−→
V1,
−→
V2, and−→
V6 are used and their respective dwell times are given as
T1 = (
√
3
Vα,r
Vdc
+
Vβ,r
Vdc
− 1)Ts (24a)
T2 = (1− 2√3
Vα,r
Vdc
)Ts (24b)
T6 = (1− 1√3
Vα,r
Vdc
− Vβ,rVdc )Ts (24c)
where Vα,r and Vβ,r are the α and β components at the start
of the region. For the region 1, these components are given as
Vα,r1 =
√
3
2
Vα − 1
2
Vβ , Vβ,r1 =
1
2
Vα +
√
3
2
Vβ (25)
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Fig. 5. Switching sequences involved in the active zero state PWM.
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Fig. 6. Switching sequences and CM voltages of both the VSCs with an
interleaving angle of 180◦in sub-sector 1 (30◦ ≤ ψ < 60◦) for the NSPWM.
Let the modulation index M be the ratio of the amplitude of
the reference phase voltage to the half of the dc-link voltage. In
NSPWM, the value ofM should not fall below 0.769 in order
to ensure positive dwell times of the active voltage vectors.
Therefore, the modulation indexM should be restricted within
a range of 0.769 to 1.154, which is sufficient for most grid-
connected applications in a normal operating mode. However,
the VSC is required to operate in a low modulation index
region during the low voltage ride through and AZSPWM is
used in this region.
2) AZSPWM Scheme: The adjacent active voltage vectors
and the two near opposing active voltage vectors are used to
formulate the reference voltage vector
−→
V ref [11]–[13]. The
switching sequences involved in the AZSPWM are shown in
Fig. 5. The discussion is only restricted to sector 1 (0◦ ≤ ψ <
60◦) due to the symmetry. The active voltage vectors
−→
V1,
−→
V2,−→
V3, and
−→
V6 are used in sector 1, and their respective dwell
times are given as
T1 =
2√
3
|−−→Vref |
Vdc
Ts sin(60
◦ − ψ) (26a)
T2 =
2√
3
|−−→Vref |
Vdc
Ts sin(ψ) (26b)
T3 = T6 = (Ts − T1 − T2)/2 (26c)
The dwell time of the adjacent active vectors (T1, T2) is the
same as that of the conventional SVM. However, instead
of using the zero vectors, two near opposing active voltage
vectors (
−→
V3,
−→
V6) are used. As a result, the linear operation over
the entire modulation range (0 ≤M < 2/√3) is achieved.
C. Flux Linkage
1) NSPWM: The CM voltage of the individual VSC
(VCM,1 and VCM,2) and their difference ∆VCM are shown
in Fig. 6. Due to the use of only active vectors, the maximum
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TABLE I
MAXIMUM VALUE OF THE PEAK CM FLUX LINKAGE
PWM Max of the peak CM flux linkage (λCM,pmax)
NSPWM λCM,pmax =
VdcTs
16
(
3M sin
[
arccos
(
1√
3M
)]− 1)
for (0.769 ≤ M≤ 2√
3
)
AZSPWM
λCM,pmax =
VdcTs
12
(
1− 3
4
M
)
for
(
0 ≤ M≤ 8
3+4
√
3
)
λCM,pmax =
VdcTs
12
(√
3M−1
)
for
(
8
3+4
√
3
≤ M≤ 2√
3
)
0 0.2 0.4 0.6 0.8 1
0
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m
a
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m
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Fig. 7. The variation of the maximum value of the flux linkage in the common
leg as a function of the modulation index. The λCM,pmax is normalized with
respect to the VdcTs. For the NSPWM, the λCM,pmax is plotted only for
the linear modulation range of 0.769 6M 6 1.154.
CM voltage of the individual VSCs is limited to ±Vdc/6.
The application of voltage vectors
−→
V1 and
−→
V2 results in the
equal and opposite polarity CM voltages. Due to the opposite
polarity of the individual CM voltages, the simultaneous
application of
−→
V1 in VSC1 and
−→
V2 in VSC2 and vice-versa
in sub sector 1 forces the difference in CM voltages ∆VCM
to take the value of ±Vdc/3. Therefore, for a given dc-link
voltage, the peak value of the flux linkage in a switching cycle
(λCM,p) depends on the overlap time of the voltage vectors−→
V1 and
−→
V2, as shown in Fig. 6. Similarly, when the
−→
V ref is
in sub sector 12, the overlap time of the voltage vectors
−→
V1
and
−→
V6 decides the value of the λCM,p.
The value of the λCM,p changes with every update of the
reference voltage vector
−→
V ref (varies with the space vector
angle ψ, and therefore has different values in each switching
cycle). The maximum value out of the λCM,p values over a
60◦ region of the space diagram is denoted as λCM,pmax and
it is given in Table I.
2) AZSPWM: The variation of the λCM,pmax over a 60◦
region of the space diagram for the AZSPWM is also given
in Table I.
The variation in the λCM,pmax with respect to the mod-
ulation index M for both the NSPWM and the AZSPWM is
plotted in Fig. 7 and compared with that of the SVM and
the 60◦ clamped DPWM (commonly referred as a DPWM1)
schemes. The equations for λCM,pmax as a function of mod-
ulation index M for the SVM and the DPWM1 are derived
in [9] and the variation of the λCM,pmax is plotted in Fig.
7 for the sake of comparison. The maximum values of the
TABLE II
MAXIMUM VALUE OF THE CM FLUX LINKAGE OVER THE ENTIRE LINEAR
MODULATION RANGE
PWM Maximum flux-linkage (normalized) Reduction
SVM 0.37 (M = 0) 100%
DPWM1 0.25 (M = 2/3) 67%
NSPWM 0.12 (M = 2√
3
) 32%
AZSPWM 0.082 (M = 0, M = 2√
3
) 22%
TABLE III
THE POLARITY OF THE CARRIER SIGNALS OF EACH OF THE PHASES OF
THE INDIVIDUAL VSCS IN SECTOR 1 (0◦ ≤ ψ < 60◦) FOR THE SVM AND
THE AZSPWM AND IN REGION 1 FOR THE DPWM1 AND THE NSPWM
Carrier SVM / DPWM1 AZSPWM NSPWM
Phase VSC1 VSC2 VSC1 VSC2 VSC1 VSC2
A +ve −ve −ve +ve +ve −ve
B +ve −ve +ve −ve +ve −ve
C +ve −ve −ve +ve −ve +ve
CM flux linkage for the entire linear modulation range for
each of the PWM schemes are shown in Table II. The CM
flux linkage values are normalized with respect to the VdcTs.
Considering the maximum value of the CM flux linkage
of the SVM as a base value, the reduction achieved by
other PWM schemes is given in Table II. A considerable
reduction in the maximum CM flux-linkage is achieved using
the AZSPWM (78% reduction compared to SVM and 66%
reduction compared to the DPWM1). The use of the NSPWM
also results in substantial reduction in the maximum value of
the CM flux-linkage.
IV. ASSESSMENT OF THE LINE CURRENT QUALITY
The impact of the switching sequences of the NSPWM and
the AZSPWM on the line current quality is analyzed in this
section.
A. Pulse Patterns
The use of NSPWM and AZSPWM is limited in a single
VSC system as the line-to-line voltage pulses exhibits bipolar
pattern and results in more ripple in the line current [17].
However, in the case of the parallel interleaved VSCs, the
pulse pattern of the resultant line-to-line voltage can be
significantly improved by using an interleaving angle of 180◦,
as explained in this subsection.
The scalar implementation of the AZSPWM requires two
opposite polarity carrier signals. The modulation waveforms
are the same as that of the SVM and the carrier waveforms are
selected based on the reference space vector angles [18]. For
the parallel interleaved VSCs, the selection of the carrier sig-
nals to modulate each of the phases in sector 1 (0◦ ≤ ψ < 60◦)
for the SVM and the AZSPWM scheme are shown in Table
III. The use of the same modulation signal and the same carrier
signals for phase B in both the PWM schemes yields the same
pole voltages of phase B. However, the carrier signals of phase
A and phase C in AZSPWM have opposite polarity than the
SVM. As a result, the pole voltages of phase A and phase
C of the individual VSCs are different in the SVM and the
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS
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Fig. 8. Pole voltages of phase A of individual VSCs and their average with
M = 1 and ψ = 20◦. (a) SVM, (b) AZSPWM.
AZSPWM. For the parallel VSCs, the resultant pole voltage
is an average of the pole voltages of the individual VSCs.
The pole voltages of the individual VSCs and the resultant
pole voltage for phase A for the SVM and the AZSPWM
are shown in Fig. 8 and it is evident that the resultant pole
voltages are the same in both the cases. Therefore, for the
parallel interleaved VSCs with an interleaving angle 180◦,
the resultant pole voltages of all the phases are the same for
both the SVM and the AZSPWM. As a result, the harmonic
performance of the parallel interleaved VSCs modulated using
the AZSPWM is also the same as that of the SVM.
Similarly, the NSPWM scheme can be realized by using
the modulation waveforms of the DPWM1 and by using two
carrier signals with opposite polarities [18]. For an interleaving
angle of 180◦, the polarity of the carrier signals of each of the
phases of the individual VSCs in region 1 (330◦ ≤ ψ < 360◦
and 0◦ ≤ ψ < 30◦) for the NSPWM and the DPWM1 schemes
are given in Table III. Due to the use of the same modulation
waveform and the same carrier signals in region 1, the pole
voltages of phase A and phase B are the same for both the
PWM schemes. In NSPWM, phase C is modulated using the
opposite polarity carrier than that of the DPWM1 and therefore
the pole voltages of phase C of the individual VSCs are
different in both the schemes. However, the average of the
pole voltages of phase C is the same for both of the PWM
schemes. As a result, the harmonic performance of the parallel
interleaved VSCs, modulated using the NSPWM, is also the
same as that of the DPWM1.
B. Harmonic Performance
As a result of the modulation, the pole voltages have
undesirable harmonic components in addition to the required
fundamental component. These harmonic components can be
represented as the summation series of sinusoids, characterized
by the carrier index variable m and the baseband index variable
n [8]. The hth harmonic component is defined in terms of m
and n, and it is given as
h = m
(ωc
ω0
)
+ n (27)
where ω0 is the fundamental frequency and ωc is the carrier
frequency.
The harmonic coefficients Amn and Bmn in (28) are evalu-
ated for each 60◦ sextant using the double Fourier integral. The
harmonic coefficients for this case are given in (29) and (30).
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Fig. 9. Theoretical harmonic spectra of the line-to-line output voltage of the
parallel interleaved VSCs with interleaving angle of 180◦, modulated using
AZSPWM with modulation index ofM = 1 and the carrier ratio (ωc/ω0)=51.
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Fig. 10. Theoretical harmonic spectra of the line-to-line output voltage of the
parallel interleaved VSCs with interleaving angle of 180◦, modulated using
NSPWM with modulation index ofM = 1 and the carrier ratio (ωc/ω0)=51.
The expressions contain Jy(z), which represents the Bessel
functions of the first kind of the order y and argument z. The
double summation term in (28) is the ensemble of all possible
frequencies, formed by taking the sum and the difference
between the carrier harmonics, the fundamental waveform and
its associated baseband harmonics.
The theoretical closed form harmonic solution of the line-
to-line voltage for the AZSPWM is obtained by using (29)
and (30) and the harmonic spectrum is shown in Fig. 9. The
magnitude of the odd multiple of the carrier harmonics and
the associated sideband harmonic components are very small.
The major harmonic components appear at the even multiple
of the carrier harmonics and its odd sideband harmonics.
The harmonic coefficients of NSPWM are also evaluated in
a similar manner and the theoretical harmonic spectrum for
M = 1 is shown in Fig. 10. In contrast to the AZSPWM, the
magnitude of the even multiple of the carrier harmonic compo-
nents and its sidebands is reduced considerably. However, the
roll-off in magnitude of the sideband harmonic components
is slower than for the AZSPWM. The harmonic performance
of both of the PWM schemes is compared by evaluating the
Normalized Weighted Total Harmonic Distortion (NWTHD),
which is defined as
NWTHD =
M
√
∞∑
h=2
(Vh/h)2
Vf
(31)
where Vf is the fundamental component and Vh is the mag-
nitude of the hth harmonic component.
The NWTHD for all of the PWM schemes are shown in Fig.
11. The resultant pole voltages of the two parallel interleaved
VSCs with an interleaving angle of 180◦ are the same in SVM
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f(t) =
A00
2
+
∞∑
n=1
[A0n cos(n[ω0t+ θ0]) +B0n sin(n[ω0t+ θ0])]
+
∞∑
m=1
[Am0 cos(m[ωct+ θc]) +Bm0 sin(m[ωct+ θc])]
+
∞∑
m=1
∞∑
n=−∞
n 6=0
[Amn cos(m[ωct+ θc] + n[ω0t+ θ0]) +Bmn sin(m[ωct+ θc] + n[ω0t+ θ0])]
(28)
AmnAZS =
4Vdc
qpi2
×

pi
6 cos(m
pi
2 ) sin(n
pi
2 )[1− cos(2npi3 )]{Jn(q 3pi4 M) + 2 cos(npi6 )Jn(q
√
3pi
4 M)}
+
∞∑
k=1
k 6=−n
1
n+k cos(m
pi
2 ) sin(k
pi
2 ) cos
(
[n+ k]pi2
)
sin
(
[n+ k]pi6
)
×
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Jk(q
3pi
4 M)
[
1− cos([n+ 3k]pi3 )
]
+ 2
[
cos
(
[2n+ 3k]pi6
)
− cos
(
[n− 3k]pi6
)
cos(npi6 )
]{
Jk(q
√
3pi
4 M)
}
+
∞∑
k=1
k 6=n
1
n−k cos(m
pi
2 ) sin(k
pi
2 ) cos
(
[n− k]pi2
)
sin
(
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)
×
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3pi
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]
+ 2
[
cos
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)
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(
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)
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√
3pi
4 M)
}

(29)
BmnAZS =
4Vdc
qpi2
×

pi
6 cos(m
pi
2 ) sin(n
pi
2 ) sin(2n
pi
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√
3pi
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
where Vdc is the dc-link voltage, M is the modulation index, and q = m+ n(ω0/ωc).
(30)
and in AZSPWM. Therefore, the NWTHD of SVM is the same
as that of the AZSPWM. Similarly, the NWTHD in the case
of the NSPWM in the linear modulation range (0.769 ≤M <
2/
√
3) is the same as the DPWM1. Although NSPWM is a
discontinuous PWM scheme, it demonstrates better harmonic
performance compared to the AZSPWM. Therefore, the use of
the NSPWM results in a improved harmonic performance and
reduced switching losses. In order to operate the VSCs in the
full modulation range, AZSPWM in the low modulation index
range (0 ≤M < 0.769) and NSPWM in the high modulation
index range (0.769 ≤M < 2/√3) can be used.
V. DESIGN OF INTEGRATED INDUCTOR
Design steps are illustrated by deriving design equations of
an integrated inductor for an active three-phase rectifier.
A. Design Procedure
Design steps of an integrated inductor for an active three-
phase rectifier are illustrated. The flux in the integrated in-
ductor is highly influenced by the PWM scheme used. For
the active rectifier applications, the modulation index varies
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Fig. 11. Theoretical variation of the NWTHD with a modulation index M
of the parallel interleaved VSCs with an interleaving angle of 180◦.
in close vicinity to one. Therefore, the use of the NSPWM is
considered due to its superior harmonic performance and lower
switching losses. The relevant design equations are derived
hereafter.
1) Value of the Line Filter Inductor: The value of a line
filter inductor Lf is generally chosen to limit the peak-to-peak
value of the ripple component of the resultant line current to
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an acceptable value. Let
k =
∆Ix,m
Ix,p
(32)
where ∆Ix,m is the maximum value of the peak-to-peak ripple
current component of the resultant line current and Ix,p is the
amplitude of the fundamental component of the resultant line
current. For the NSPWM, the peak-to-peak value of the ripple
current component is maximum for the modulation index of
M = 1 and at the reference voltage space vector angle of
ψ = 0◦ [19] (and ψ = 180◦) and it is given as
∆Ix,m =
Vdc
24fcLf
(33)
Using (32) and (33), the value of the line filter inductor can
be obtained as
Lf =
Vdc
24fckIx,p
(34)
2) Maximum Flux Density in Bridge Legs: The flux density
in the bridge legs is obtained using (8), (17), and (34) and it
is given as
Bbl(t) =
Vdc(2 + k)
48NfckAc,bl
cos(ψ + γ) (35)
where Ac,bl is the cross-section area of the bridge leg and γ is
the power factor angle. For the active rectifier, γ is considered
to be zero. Therefore, the flux density in the bridge leg is
maximum at ψ = 0◦ and it is obtained as
Bbl,m =
Vdc(2 + k)
48NfckAc,bl
(36)
3) Maximum Flux Density in Common Legs: Obtaining the
value of the ICM,c form (19) and substituting in (7) yields
Bcl =
λCM
2NAc,cl
(37)
where Ac,cl is the cross-section area of the Common leg.
Substituting the value of λCM from Table I into (37) yields
Bcl =
Vdc
32NfcAc,cl
(
3M sin[arccos(
1√
3M
)]− 1
)
(38)
The flux density in the common leg is maximum for the
modulation index M =Mmax and it is given as
Bcl,m = Bcl |M=Mmax (39)
where Mmax is the maximum value of the modulation index
in the given operating range.
4) Maximum Flux Density in Phase Legs: Obtaining the
values of the Ix,c and ICM,c form (19) and substituting in (6)
yields
φx1(t) =
1
N
LfIx(t) +
1
2N
∫
∆Vxdt (40)
As evident from (40), the flux in the phase leg has two distinct
component:
1) Resultant flux component φx.
2) Circulating flux component φx,c.
The resultant flux component φx is equal to the flux through
the bridge leg. φx attains its maximum value for reference
voltage space vector angle ψ = 0◦ and can be readily obtained
from (36). The circulating flux component φx,c is proportional
to the
∫
∆Vxdt. The peak value of the
∫
∆Vxdt is different
in each sampling interval due to the change in the dwell
times of the corresponding voltage vectors. For the NSPWM,
the circulating flux component attains maximum value at the
reference voltage space vector angle ψm and it is given as
φx,cmax = φx,c(t) |ψ=ψm=
Vdc
8Nfc
(41)
ψm = 120
◦ − arcsin( 1√
3Mmin
) (42)
where Mmin is the minimum value of the modulation index
in the given operating range. Flux in the phase leg
φx1(t) = φx(t) + φx,c(t) (43)
and for the phase A, it could attain its maximum value at
ψ = 0◦, ψ = ψm, or ψ = 30◦. The flux density in the phase
leg at these values of the reference voltage space vector angle
is given as
BA1(t) |ψ=0◦= Vdc(2+k)48NfckAc,pl
BA1(t) |ψ=30◦= Vdc4NfcAc,pl (1 +
√
3
2 [
2+k
12k −Mmin])
BA1(t) |ψ=ψm= Vdc8NfcAc,pl (1 + 2+k6k cosψm)
(44)
where Ac,pl is the cross-section area of the phase leg. The
maximum value of the flux density in the phase leg is obtained
from (44) and it is given as
Bpl,m = max(BA1 |ψ=0◦ , BA1 |ψ=30◦ , BA1 |ψ=ψm) (45)
5) Number of Turns and Cross-section Area of the Cores:
Once the material for the magnetic core is chosen, value of
the Bpl,m is selected such that Bpl,m < Bsat, where Bsat is
the saturation flux density. The value of the N ×Ac,pl can be
obtained using (44) and (45) and the number of turns and the
cross-section area of the core is selected using this value. Once
the value of the number of turns N is known, the cross-section
area of the bridge legs and the common legs can be obtained
using (36) and (39), respectively. The air gap cross-section
can be obtained from the dimensions of the phase leg and the
bridge leg. Using the value of the air gap cross-section and
(18), the length of the air gap can be obtained.
B. Comparative Evaluation
The size reduction is achieved by using the integrated
inductor and it is demonstrated by comparing the volume
of the integrated inductor with the volume of the magnetic
component of a system, which uses two separate inductors,
one for the circulating current suppression and another for
reducing the ripple in the line current for each of the phases,
as shown in Fig. 1.
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1) Coupled Inductor: The maximum value of the product
of the number of turns and the cross-section area of the core
is given as
NCIAc,CI =
Vdc
8fcBCI,m
(46)
where NCI is the number of turns of each coil of the CI,
BCI,m is the maximum permissible value of the flux density,
and Ac,CI is the cross-section area of the central leg of the
CI. The cross-section area of the side legs is half than that of
the central leg.
2) Line Filter Inductor: The maximum value of the product
of the number of turns and the cross-section area is
NLfAc,Lf =
Vdc(2 + k)
48fckBLf ,m
(47)
where NLf is the number of turns in the line filter inductor,
BLf ,m is the maximum flux density, and Ac,Lf is the cross-
section area of the central leg of the line filter inductor.
3) Comparison: The number of turns N and the cross-
section area of the phase leg Ac,pl of the integrated inductor
is taken as base values for the comparison.
For the specified modulation range (the modulation index
is assumed to be 0.9(Mmin) ≤M ≤ 1.1(Mmax)), ψm = 80◦
and Bpl,m = BA1 |ψ=ψm . The maximum value of the
N ×Ac,pl is given as
NAc,pl =
Vdc
8fcBpl,m
(1 +
2 + k
35k
) (48)
Assuming Ac,pl = Ac,CI and taking k = 0.35, the relationship
between N and NCI is obtained using (46) and (48) as it is
given by
N = 1.19NCI (49)
As coils in both the cases should be designed to carry the same
current, it is evident from (49) that for the Ac,pl = Ac,CI ,
the volume of the winding material in the integrated inductor
is 19% higher than that of the CI. However, the separate
inductor based solution requires additional coils for the line
filter inductor, which should be designed to carry the rated
current.
Assuming BLf ,m = Bpl,m and using (47) and (48), the
relationship between the parameters of the separate line filter
inductor and the integrated inductor is derived as
NLfAc,Lf
NAc,pl
= 0.94 (50)
Taking NLf = 0.67N gives
Ac,Lf = 1.4Ac,pl (51)
For the given value of the Mmax, the maximum value of
the N × Ac,cl can be obtained using (38) and (39) and it is
given as
NAc,cl =
1.8Vdc
32fcBcl,m
(52)
Assuming Bcl,m = Bpl,m and using (48) and (52), the
relationship between the cross-section area of the common leg
and the cross-section area of the phase leg is obtained as
Ac,cl = 0.4Ac,pl (53)
TABLE IV
PARAMETERS FOR THE SIMULATIONS AND THE EXPERIMENTAL STUDIES
Parameters Values
Power 3 KVA
DC-link voltage Vdc 650 V
Switching frequency fc 4.95 kHz
Line filter inductance Lf 2.4 mH
Circulating current inductance Lc 94 mH
Interleaving angle 180◦
Phase legs
Ac,pl = 645 mm2
Bridge legs
Ac,bl = 200 mm2
Coil
N = 97
Common leg
2×Ac,cl = 645 mm2
Fig. 12. Image of the implemented integrated inductor.
Therefore, the total cross-section area of both of the common
legs is 80% of the cross-section area of a phase leg. Using
(36) and (48), the relationship between the Ac,bl and the Ac,pl
is obtained as
Ac,bl = 0.94Ac,pl (54)
Using these derivations, the volume of the proposed integrated
inductor is compared with the state-of-the-art filter arrange-
ment. The maximum value of the flux density of the magnetic
cores and the current density are taken to be the same in both
the cases. In this scenario, the integrated inductor results in
39% saving in copper and 35% reduction in the magnetic
material.
VI. SIMULATION AND EXPERIMENTAL RESULTS
A. Simulation Study
The system parameters that are used for the simulations
and the experimental studies are listed in Table IV. The phase
legs and the common legs of the integrated inductor are
realized using three U shape (0R49925UC) and one I shape
(0R49925IC) ferrite cores from Magnetics, as shown in Fig.
12. Instead of using two common legs with the cross-section
area of Ac,cl, single common leg having the cross-section
area of 2 × Ac,cl is used. The bridge legs are realized using
the laminated steel block. The implemented inductor and the
inductor shown in Fig. 2(a) are magnetically equivalent and
the use of the inductor shown in Fig. 12 does not impair the
significance of the analysis and the obtained experimental
results.
Time domain simulations have been carried out using
PLECS. The flux density in the various parts of the integrated
inductor in the case of the NSPWM, are shown in Fig. 13.
The fundamental frequency component of the flux density
in both the upper and the lower part of the phase legs is
the same. Whereas, the circulating flux component has the
same magnitude but opposite polarity, as shown in Fig. 13(a)
and 13(b). The flux density in the air gap (which is the
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Fig. 13. NSPWM: Flux density waveforms for modulation index of M = 1.
(a) Flux density in the upper part of the phase leg, (a) Flux density in the
lower part of the phase leg, (c) Flux density in the common leg, (d) Air gap
flux density.
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Fig. 14. Flux density in the common leg forM = 1. (a) SVM, (b) DPWM1,
(c) AZSPWM.
same as the flux density in the bridge leg) has predominant
fundamental frequency component, as shown in Fig. 13(d).
The flux density waveform in the common leg for
the different PWM schemes is shown in Fig. 14 for the
modulation index M = 1. The use of both the SVM and the
DPWM1 results in the maximum value of the BCM close to
0.35 T. On the other hand, the maximum value of the BCM is
0.25 T in the case of the NSPWM. The use of the AZSPWM
results in a maximum value of the BCM to be 0.22 T.
B. Hardware Results
The PWM schemes are realized by the scalar implemen-
tation using TMS320F28346 floating-point digital signal pro-
cessor. The output terminals are connected to a three-phase
resistive load of 53 Ω. The line current Ix, the circulating
current Ix,c, and the CM circulating current ICM,c for the
NSPWM and the AZSPWM are shown in Fig. 15(a), and
16(a), respectively. It is evident from these results that the
integrated inductor offers the desired inductance to the line
(a)
(b)
Fig. 15. Measured currents at modulation index of M = 1. Ch1: Phase A
line current (5 A/div), Ch2: Phase A circulating current (2×IA,c) (0.5 A/div),
Ch3: CM circulating current (IA1 + IB1 + IC1 = 3× ICM,c) (0.5 A/div).
(a) NSPWM, (b) DPWM1.
(a)
(b)
Fig. 16. Measured currents at modulation index of M = 1. Ch1: Phase A
line current (5 A/div), Ch2: Phase A circulating current (2×IA,c) (0.5 A/div),
Ch3: CM circulating current (IA1 + IB1 + IC1 = 3× ICM,c) (0.5 A/div).
(a) AZSPWM, (b) SVM.
current and also suppresses the circulating current. The current
waveforms for the DPWM1 is shown in Fig. 15(b). From
Fig. 15, it is clear that the resultant line current Ix and the
circulating current Ix,c are similar in case of the NSPWM and
the DPWM1. However, the CM circulating current ICM,c in
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Fig. 17. Measured maximum values of the CM circulating current over a
fundamental cycle as a function of the modulation index. For the NSPWM,
the values are plotted only for the linear modulation range of 0.769 6M 6
1.154.
the case of the NSPWM is very small compared to that of
the DPWM1. Similarly, the line current quality in the case of
the AZSPWM and the SVM is the same, as it is evident form
Fig. 16. However, the use of the AZSPWM would result in
less CM circulating current compared to that of the SVM.
It has been analytically shown that the peak value of the CM
flux can be reduced by using the NSPWM and the AZSPWM.
This has been verified by measuring the sum of the currents
of all the three phases of the first VSC. As defined in (4), the
sum of the currents of all the three phases of the first VSC
is equal to the 3ICM,1. Since ICM,2 = −ICM,1, substituting
this in (5) yields
IA1 + IB1 + IC1 = 3ICM,1 = 3ICM,c (55)
Using (22), (23), and (55) the sum of the currents of all the
three phases of the first VSC is obtained as
IA1 + IB1 + IC1 =
4<L
N2
λCM (56)
As the sum of the current of all the three phases of the first
VSC is proportional to the CM flux, set of readings of this
value were obtained with the dc-link voltage of 325 V and a
resistive load of 27 Ω. The dc-link voltage value is reduced to
half to obtain these sets of readings, as the use of the SVM
at the low modulation indices with the rated dc-link voltage
causes the saturation of the designed integrated inductor due
high CM flux (as analyzed in this paper and shown in Fig. 7).
The variation of the maximum value of the CM circulating
current with the modulation index is shown in Fig. 17, which
is in a good agreement with the analysis presented in a section
III.
It has been analytically shown in section IV that the
AZSPWM is harmonically equivalent to the SVM. Similarly,
it is also established that the harmonic performance of the
NSPWM is same as that of the DPWM1. This has been
demonstrated by evaluating the NWTHD of the resultant line-
to-line voltage (VA′B′ ) using the analytical expressions of the
harmonic coefficients Amn and Bmn. However, A′ and B′
are the fictitious terminals and not available for measurement
(refer Fig. 3). Therefore, the harmonic performance of the
PWM scheme has been indirectly verified by measuring the
total harmonic distortion of the resultant line current. The
variation of the total harmonic distortion of the resultant line
current as a function of the modulation index is shown in
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Fig. 18. Measured total harmonic distortion of the resultant line current as
a function of the modulation index. For the NSPWM, the values are plotted
only for the linear modulation range of 0.769 6M 6 1.154.
Fig. 18. For any given modulation index, the ITHD values
for the AZSPWM closely matched with that of the SVM.
Similarly, the harmonic performance of NSPWM in its linear
modulation range is the same as that of the DPWM1. It is
also clear from Fig. 18 that the NSPWM and the DPWM1
are harmonically superior than the AZSPWM and the SVM,
which is in agreement with the NWTHD results shown in Fig.
11.
VII. CONCLUSION
In this paper, the integrated inductor for the parallel inter-
leaved VSCs is presented. The proposed inductor combines
the functionality of both the line filter inductor and the circu-
lating current filter inductor. A five leg magnetic structure is
proposed, where the outer two legs provide low reluctance path
for the CM flux. A PWM scheme, which employs AZSPWM
in the low modulation index range (0 ≤ M < 0.769) and
NSPWM in the high modulation index range (0.769 ≤ M <
2/
√
3) is analyzed for the parallel interleaved VSCs. It reduces
the maximum value of the CM flux-linkage by 68 % compared
to that of the SVM and 52 % compared to that of the DPWM1.
The harmonic performance of the NSPWM and the AZSPWM
for the parallel interleaved VSCs is also analyzed and it is
established that the magnitude of the harmonic frequency
components in the NSPWM is the same as that of the DPWM1
for an interleaving angle of 180◦. Similarly, the harmonic
performance of the AZSPWM is the same as that of the SVM.
Therefore, the use of the NSPWM and the AZSPWM result in
flux reduction in the common legs of the integrated inductor,
without compromising the harmonic performance.
Procedure for designing the integrated inductor is also
presented. The design equations are derived for the active
three-phase rectifier application. The volume of the magnetic
core and the copper of the proposed integrated inductor is
compared with the converter system, having separate CI and
the line filter inductor for each of the phases. When used
with the NSPWM, the integrated leads to 35% reduction in
magnetic core and 39% saving in copper.
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